TI Designs: TIDA-00313 -48V 隔离式电信电流、电压和功率检测参考设计

TEXAS INSTRUMENTS

说明

此经验证设计可准确检测 -48V 总线上的电流、电压和 功率,并能够利用 I²C 兼容接口提供此数据。此设计专 为电信 应用而打造,因为大多数电信设备均使用这一 负电源电压。此设计使用 INA226 和 ISO1541 器件。 INA226 是一款具有 I²C 兼容接口的电流分流和功率监 控器。此器件可完成这些精确的测量,并使用 ISO1541 器件将负电压转换为接地基准信号。ISO1541 是一款低 功耗双向 I²C 兼容隔离器。

特性

- 用于电流分流监控的 -48V 共模电压
- 测量高达 ±80mV 的差分并联电压
- 报告电流、总线电压、并联电压和功率测量
- 隔离式电源
- 低功耗
- 兼容 I²C 接口

应用

设计文件夹

产品文件夹 产品文件夹

产品文件夹

产品文件夹

- 标准电信设备的电流分流监控
- 电信基础设施



咨询我们的 E2E 专家 WEBENCH® 设计中心 TI Designs - 精密库





该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

资源

A

TIDA-00313		
INA226		
INA226EVM		
ISO1541		
TINA-TI™		



1 System Description

The challenges that developers of telecom DC/DC power supplies face today include achieving high efficiency, high integration, low system cost, ease of development, and product differentiation. Customers demand additional features such as more sophisticated fault diagnosis, power measurement, and more extensive status reporting over the I²C or CAN interface. Texas Instruments has digital current shunt monitors capable of reporting current, voltage, and power when a positive power supply is applied to the input; however, most common telecom equipment use a negative supply range of –48 V. The goal of this reference design is to provide these status and monitoring features for a negative voltage bus. This design offers a solution using TI products for telecom companies that wish to monitor current and power in their applications.

1.1 Key System Specifications

PARAMETER	DESCRIPTION	SPECIFICATIONS
Bus voltage	Bus voltage of the current sense resistor in common telecom equipment	-48 V
Measurable shunt voltage range	Range of differential shunt voltages that system can measure	±80 mV
Measurements	What the system can measure and report	Shunt voltage (and current), bus voltage (and power)
Communication	System communication protocol	I ² C compatible

表 1. Key System Specifications

表 2 summarizes the design goals and performance. 图 1 shows the measurement accuracy of the design.

Performance		
RELATIVE ERROR	GOAL	MEASURED
$l_{\rm m} = 50 \rm mA$	0.510%	0.403%

表 2. Comparison of Design Goals and Measured

	GOAL	MILASONED
I _{load} = 50 mA	0.510%	0.403%
$I_{load} = -50 \text{ mA}$	0.51%	0.404%
I _{load} = 750 mA	0.114%	0.013%
$I_{load} = -750 \text{ mA}$	0.114%	0.103%







System Overview

2 System Overview

2.1 Block Diagram



Copyright © 2017, Texas Instruments Incorporated



2.2 Design Considerations

2.2.1 First Stage—INA226 Connections and External Components

The first stage of the circuit uses the INA226 device to monitor the shunt voltage and the bus supply voltage. The INA226 is limited to a bus input voltage range of 0 V to 36 V. This design is intended for use at -48 V, outside the INA226 input voltage capabilities. The following changes are required to enable the INA226 device to monitor the shunt and the -48-V bus supply voltage:

- 1. Connect a 4.7-V Zener diode between the GND and the V_s pins of the INA226. The potential generated by the voltage drop across the Zener diode and referenced to the negative rail (–48 V) powers the INA226 device. This action provides the positive supply voltage (V_s) that the INA226 device requires to operate.
- Incorporate a voltage divider on the V_{bus} pin input. Doing so helps to limit the input voltage of the V_{bus} to 36 V maximum, even though –48 V has been applied to the input.



2.2.2 INA226 Referenced to Negative Rail

A separate supply that can range from 2.7 V to 5.5 V typically powers the INA226 device. For this design, connect a 4.7-V Zener diode between the GND (GND_INA) and V_s pins of the INA226. Also, the INA226 ground pin (GND) is tied to the V_{in} pin of the INA226 (see \boxtimes 3). This configuration powers the device using the potential generated by the voltage drop across the Zener diode and references the device to the -48-V rail.

注: This design refers the INA226 GND pin as "GND_INA".



Copyright © 2017, Texas Instruments Incorporated

图 3. Connections for Negative Voltage Reference

A power resistor (R_z) is required in series with the Zener diode. $\triangle \vec{x} \ 1$ calculates the resistor value and $\underline{\aleph} \ 4$ shows a TINA-TITM DC simulation with the circuit configuration, calculated values, and results. For this calculation, the designer must consider the Zener bias current and the INA226 quiescent current. From the INA226 data sheet specifications, the maximum quiescent current is 420 μ A with V_s = 3.3 V. Because this design specifies to power the device with +4.7 V, estimate the INA226 quiescent current to be approximately 600 μ A, maximum.

$$R_{z} = \frac{|V_{in-} - V_{zener}|}{I_{zener} + I_{INA226}} = \frac{|48 \text{ V} - (-4.7 \text{ V})|}{5 \text{ mA} + 600 \text{ }\mu\text{A}} = 7.73 \text{ k}\Omega$$
(1)

公式 2 shows the power consumption calculation, which is required to determine the power rating of the R_7 resistor.

Power =
$$\frac{V^2}{R} = \frac{|V_{in-} - V_{zener}|^2}{R_z} = \frac{|-48 \text{ V} - (-4.7 \text{ V})|^2}{7.73 \text{ k}\Omega} = 0.2425 \text{ W}$$
 (2)





Copyright © 2017, Texas Instruments Incorporated

图 4. Power Resistor Selection Simulation

The INA226 has more devices connected to the V_s pin, such as the ISO1541 isolator and some lightemitting diodes (LEDs) which are included on this design. These other devices increase the current flowing through this resistor. For this reason, the R_z resistor value requires modification. S 5 shows all devices connected to the V_s pin.



Copyright © 2017, Texas Instruments Incorporated

\boxtimes 5. Devices Connected to INA226 V_s Pin

 $\frac{1}{2}$ $\frac{1}$

|--|

DEVICE	CURRENT
D2 (LED diode for the alert pin)	5.0 mA
D1 (LED diode for power, V_s pin)	5.0 mA
INA226	0.6 mA
ISO1541	4.7 mA
SDA pullup	0.5 mA
SCL pullup	0.5 mA
Zener diode	5.0 mA
	I _{TOTAI} = ≈21.3 mA



Approximating I_{TOTAL} to be 24 mA, calculate the new R_z and its required power rating (see Δd 3).

$$R_{z} = \frac{|V_{in} - V_{zener}|}{|I_{TOTAL}|} = \frac{|-48 \text{ V} - (-4.7 \text{ V})|}{24 \text{ mA}} = 1.8 \text{ k}\Omega$$
Power = $\frac{V^{2}}{R} = \frac{|V_{in-} - V_{zener}|^{2}}{R_{z}} = \frac{|-48 \text{ V} - (-4.7 \text{ V})|^{2}}{1.8 \text{ k}\Omega} = 1.04 \text{ W}$

(3)



2.2.3 Limiting Input Voltage of V_{bus}

The INA226 V_{bus} pin is limited to 36 V. This design uses voltages greater than 36 V; therefore, a voltage divider is required at the input of the bus voltage pin. Note that the INA226 device measures the bus voltage, V_{bus} , with respect to GND_INA. 🕅 6 shows the voltage divider and Δ 4 shows the basic voltage divider equation.





$$V_{\text{bus}} = \frac{R_2}{R_1 + R_2} \times V_{\text{in}-} \tag{4}$$

Target a voltage divider ratio of 4:1 (4 $V_{bus} = V_{in-}$), as 公式 5 shows.

$$V_{\text{bus}} = \frac{1}{4} \times V_{\text{in}-} \tag{5}$$

Combine 图 6 and 公式 5 to obtain 公式 6.

$$\frac{R_2}{R_1 + R_2} = \frac{1}{4}$$
(6)

Rearrange $\Delta \pm 6$ to define the relation for R₁ and R₂ in $\Delta \pm 7$.

$$\frac{\mathsf{R}_1}{\mathsf{R}_2} = 3 \tag{7}$$

Another important detail to consider is that the V_{bus} pin has an input impedance of 830 k Ω . The 830-k Ω impedance, R_{Vbus}, is connected in reference to GND_INA, which means it will be in parallel with R₂. Now calculate &式 8 as:

$$\frac{R_1}{R_2 / / R_{Vbus}} = 3$$
(8)

For this design, choose R₁ = 35.7 kΩ and R₂ = 12.1 kΩ. With this combination of resistors and with V_{in-} at -48 V, the V_{bus} has 12.02 in reference to GND_INA (see $\Delta \pm 9$). Also, just 1 mA of current will flow in that path. If the designer were to select lower resistor values, such as R₁ = 3 kΩ and R₂ = 1 kΩ, around 10 mA of current would be driven. The lower the resistor value, the larger the current that flows in that path.

$$V_{\text{bus}} = \frac{R_2}{R_1 + R_2} \times V_{\text{in}-} = \frac{12.1 \text{k}}{35.7 \text{k} + 12.1 \text{k}} \times -48 \text{ V} = -12.02 \text{ V}$$
(9)



𝔅 7 shows a simple simulation in TINA-TI[™] that shows the position and value of the selected resistors, how V_{bus} is measured, and how much current to expect with these resistors values.



图 7. TINA-TI[™] Simulation of Voltage Divider

A TVS (transient voltage suppressor) diode provides protection against surge at the V_{bus} input. TVS devices are ideal for the protection of I/O interfaces, the VCC bus, and other vulnerable circuits for use in telecom applications. With the bus voltage maximum specified as 36 V, the TVS diode must have a breakdown voltage slightly lower than 36 V. The SMBJ24A is selected to protect the INA226 device.

Note that with the V_{bus} connected to the V_{in} pin (throught R_2), V_{bus} measurements will reflect the divideddown voltage of the bus line source. Thus, the power readings of the INA226 will be the power of the entire system. If knowing the power supplied to the load was desired, then V_{bus} should be connected to the V_{in+} pin (through R_2). In this case, V_{bus} measurements would reflect the divided-down voltage of the load.

Also, note that if the absolute bus voltage of the system is within the V_{bus} input operating voltage range (0 V to 36 V), then the resistor divider is not required and the user can connect the V_{bus} directly to the earth ground of the system.

2.2.4 INA226 Filtering and Input Considerations

The TIDA-00313 board has an optional input filter to remove high-frequency noise from the inputs V_{in+} and V_{in-} . The default values for R_3 and R_4 are $0-\Omega$ resistors. \bigotimes 8 shows the recommended values for the filter. \bigotimes 9 shows the location of the filter in the board. The board comes populated with two $0-\Omega$ resistors (R_3 and R_4). However, the filter capacitor does not come preinstalled. If a filter is required, use the lowest possible series resistance (typically 10 Ω or less) and a ceramic capacitor. The recommended values for this capacitor are 0.1 μ F to 1.0 μ F. In many cases, a filter is not necessary.

注: Make sure the 0- Ω resistors are populated on the board; otherwise, the input of the INA226 device remains open.



Copyright © 2017, Texas Instruments Incorporated

图 8. Input Filter Schematic



图 9. Location of Input Filter in TIDA-00313 Board



2.2.5 Second Stage—ISO1541 Connections and External Components

The second stage of the circuit uses the ISO1541. The ISO1541 is a low-power, bidirectional I^2 C-compatible bus isolator. For more information about how the ISO1541 operates, see *ISO154x Low-Power Bidirectional PC Isolators* (SLLSEB6).

The ISO1541 device requires pullup resistors on the SCL and SDA pins. Pullup resistors of 10 k Ω are selected for this design. Capacitors (C₄, C₅, C₆, and C₇) have also been connected to match the test diagram shown in the ISO1541 data sheet, but these are *optional*. TI recommends a 0.01- μ F bypass capacitor on the supply. 🕅 10 shows how the ISO1541 is incorporated in this design. The high-voltage side is connected to the INA226 V_s, GND, SCL, and SDA pins. The low-voltage side is connected to the I²C master that functions to read the data collected by the INA226 device.



图 10. ISO1541 Connections

2.2.6 Third Stage—SM-USB-DIG Platform and INA226 Software

The third stage uses the TI SM-USB-DIG Platform and INA226EVM software to display the data collected by the INA226 device. [8] 11 shows the overall system setup for the TIDA-00313 system. The PC runs software (INA226 Telecom Demo Software) that communicates with the SM-USB-DIG Platform. The SM-USB-DIG Platform provides the supply voltage for the low-voltage side of the ISO1541 device and generates digital signals used to communicate with the TIDA-00313 board. Connectors on the board allow the user to connect to the system under test and monitor the power, current, and voltage.



图 11. TIDA-00313 System Setup



For more information about the SM-USB-Dig Platform, see *SM-USB-DIG Platform* (SBOU098). For a quick tutorial on the INA226EVM software, see *INA226EVM Evaluation Board and Software Tutorial* (SBOU113).

2.3 Highlighted Products

2.3.1 INA226

The function of this design calls for a current shunt monitor with a wide common-mode range; high accuracy; the ability to report current, voltage, and power; and the capability to perform I²C interface communications. The chosen current shunt monitor for this application is the INA226. This device not only has the resolution and accuracy required to achieve the design goals, but also features all the internal subsystems required to realize the current, voltage, and power calculations.

The INA226 is a digital current shunt monitor with an I²C interface. The device takes two measurements: shunt voltage and bus voltage. (A 12 shows a basic block diagram of INA226. For more information about INA226 features, see *INA226 High-Side or Low-Side Measurement, Bi-Directional Current and Power Monitor with I*²C Compatible Interface (SBOS547).



图 12. INA226 Basic Block Diagram

2.3.2 ISO1541

In this design the INA226 device is referenced to the -48-V rail. This task requires a device that is capable of translating a -48-V reference into ground referenced signals. Additional requirements consist of low power consumption, compatibility with I²C interfaces, and a 3.3-V to 5-V supply voltage range. The device selected for this task is the ISO1541.

The ISO1541 is a low-power, bidirectional I²C bus isolator. The ISO1541 has its logic input and output buffers separated by TI's capacitive isolation technology using a silicon dioxide (SiO₂) barrier. This isolation technology provides for function, performance, size, and power consumption advantages when compared to optocouplers. The ISO1541 has a bidirectional data and a unidirectional clock channel. The device is compatible with I²C interfaces and its supply range, 3 V to 5.5 V, meets the supply requirements of this design. \mathbb{K} 13 shows a basic block diagram of ISO1541. For more information about the ISO1541, see *ISO154x Low-Power Bidirectional f²C Isolators* (SLLSEB6).



System Overview

www.ti.com.cn



图 13. ISO1541 Block Diagram



3 Hardware, Software, and Test Results

3.1 Required Hardware and Software

3.1.1 Hardware

The contents of the reference design kit are as follows:

- TIDA-00313 board
- USB SM-DIG Platform PCB
- USB extender cable
- SM-Dig connector ribbon cable

14 shows the included hardware.



图 14. Required Hardware for TIDA-00313 Evaluation



Hardware, Software, and Test Results

3.1.1.1 INA226 Telecom Demo Hardware Setup

Connect the INA226 Telecom Demo and the USB SM-DIG Platform together. Make sure that the two connectors are completely pushed together; loose connections may cause intermittent operation. [8] 15 shows the board connected to the platform (the Texas Instruments logo should be upside down).



图 15. How to Connect TIDA-00313 Board and USB SM-DIG Platform

After the INA226 Telecom Demo board and SM-DIG are connected as shown in 🕅 15, connect the desired bus voltage and shunt configuration intended to be measured. For this, connect an external DC power supply of –48 V to the V_{in-} (GND_INA) pin referenced to the GND_ISO pin on terminal block J1. Also, connect a shunt resistor between the V_{in+} and V_{in-} terminals. When connecting a load, attach it to the V_{in+} pin at terminal block J1. See \mathbb{R} 24 for a layer reference.

3.1.1.2 INA226 Telecom Demo Jumper Settings

Jumpers 3 through 6 (J3-J6) control the I²C address pin for the INA226; these jumpers can set the address for A0 and A1 to either high, low, SCL, or SDA. Make sure to only connect one jumper at a time for each address control; for example, connecting only J3 and not J4. Failure to properly connect jumpers can cause shorts or interruptions in the communication lines. For more information on the INA226 addressing, see *INA226 High-Side or Low-Side Measurement, Bi-Directional Current and Power Monitor with PC Compatible Interface* (SBOS547). \overline{k} 4 summarizes the function of the TIDA-00313 board jumpers.

JUMPER	DEFAULT	PURPOSE
J3/J4	GND	This jumper selects I ² C AO address selection for A0. The designer can select from four separate I ² C addresses depending on whether J3 has been set to high or low or if J4 has been set to SDA or SCL.
J5/J6	GND	This jumper selects I ² C AO address selection for A1. The designer can select from four separate I ² C addresses depending on whether J5 has been set to high or low or if J6 has been set to SDA or SCL.

表 4.	TIDA-00313 Jui	mper Functions
------	----------------	----------------



3.1.1.3 INA226 Telecom Demo Features

This section describes some of the hardware features present on the TIDA-00313 board.

• J3 and J4 – I²C address hardware setting (A0):

Use jumper J3 and J4 to configure the hardware settings for the A0 I²C address pin on the INA226. Using J3, the A0 address can be set to either a logic "1" or a logic "0". Using J4, the A0 address can be set to either the SCL or SDA communication line. Make sure to only have either J3 or J4 connected individually; failure to keep these lines separate can lead to board shorts and problems with the I²C communication lines. For more information on how to configure the INA226EVM software to match the J3 and J4 hardware setting, see the section regarding I²C address selection in *INA226EVM Evaluation Board and Software Tutorial* (SBOU113).

• J5 and J6 – I²C address hardware setting (A1):

Use jumper J5 and J6 to configure the hardware settings for the A1 I²C address pin on the INA226. Using J3, the A1 address can be set to either a logic "1" or a logic "0". Using J4, the A1 address can be set to either the SCL or SDA communication line. Make sure to only have either J5 or J6 connected individually; failure to keep these lines separate can lead to board shorts and problems with the I²C communication lines. For more information on how to configure the INA226EVM software to match the J5 and J6 hardware setting, see the section regarding I²C address selection in *INA226EVM Evaluation Board and Software Tutorial* (SBOU113).

• External I²C lines and terminal block J2:

The I²C communication lines on the TIDA-00313 board are tied to two sources: The internal I²C communication lines from the SM-DIG (J7) and the terminal block J2. In the event the user wants to add an external signal separate from the SM-DIG, simply disconnect the SM-DIG from the TIDA-00313 board and hook up the required SDA, SCL, and GND lines. Also, remember to apply an external DVDD to the lines that are compatible with the I²C communication device in use.

3.1.2 Software

A modified version of the INA226EVM software has been released which is only for this demonstration of this reference design. This new version is known as the INA226 Telecom Demo Software and it allows the user to modify the least significant bit (LSB) step size of the bus voltage, a feature not available in the INA226EVM software. The LSB step-size value requires modification due to dividing the bus voltage by 4 (with the voltage divider), which is done to meet the voltage specifications of the INA226 input bus.

Currently, the INA226EVM software uses 1.25 mV as the LSB step size for the bus voltage. The user must note the importance of taking this LSB number and multiplying it by the voltage divider ratio, 4. Failure to property set the LSB step size results in incorrect bus voltage readings.

The new LSB value is 5 mV (see $\Delta \pm 10$). This 5-mV value has been set as the default in the INA226 Telecom Demo Software.

New $LSB = (Vbus _Divider) \times (Old _LSB) = 4 \times 1.25 \text{ mV} = 5 \text{ mV}$

(10)

where,

- New_LSB: New LSB step size (bus voltage),
- Old_LSB: Old LSB step size (bus voltage),
- Vbus_Divider: V_{bus} voltage divider ratio.





图 16. INA226 Telecom Demo GUI

No simulation models are available for the INA226 device, so it is currently not possible to simulate the full functionality of the system.

3.2 Testing and Results—Measuring System DC Transfer Function

3.2.1 Data Collected With R_{shunt} = 100 m Ω and I_{load} = 50 mA to 750 mA

Data was collected by sweeping the load current from *50 mA to 750 mA* and measuring the shunt voltage of the INA226 device across a 100-m Ω shunt resistor. $\frac{1}{8}$ 5 shows the collected data. *Vshunt_{REAL}* is the actual differential voltage that is applied to the differential input and a precision voltmeter measures this voltage at the inputs of the INA226 device. *Vshunt_{INA226}* is the V_{shunt} reported by the INA226 device.



The relative error has been calculated using $\Delta \vec{x}$ 11. %Reletive_Error = $\frac{Vshunt_{REAL} - Vshunt_{INA226}}{Vshunt_{REAL}} \times 100$

(11)



Hardware, Software, and Test Results

www.ti.com.cn

R _{shunt} (mΩ)	LOAD CURRENT (mA)	VSHUNT _{REAL} (mV)	VSHUNT _{INA226} (mV)	% ERROR
100	50	4.96	4.94	0.403
100	100	10.13	10.11	0.197
100	150	15.29	15.26	0.196
100	200	20.45	20.42	0.147
100	250	25.61	25.59	0.078
100	300	30.78	30.76	0.065
100	350	35.94	35.91	0.083
100	400	41.11	41.07	0.097
100	450	46.27	46.25	0.043
100	500	51.43	51.39	0.078
100	550	56.6	56.59	0.018
100	600	61.78	61.77	0.016
100	650	66.97	66.95	0.030
100	700	72.13	72.11	0.028
100	750	77.29	77.3	0.013

${\it \bar{\pi}}$ 5. Data Collected With R_{shunt} = 100 m Ω and I_{load} = 50 mA to 750 mA

 $\underline{8}$ 17 shows the calculated relative error and $\underline{8}$ 18 shows the transfer function.









 \boxtimes 18. Measured DC Transfer Function (V_{shunt} vs I_{IN}) With R_{shunt} = 100 m Ω and I_{load} = 50 mA to 750 mA

3.2.2 Data Collected With $R_{shunt} = 100 \text{ m}\Omega$ and $I_{load} = -50 \text{ mA to} -750 \text{ mA}$

A new set of data was collected by sweeping the load current from -50 mA to -750 mA and measuring the shunt voltage of the INA226 device across a 100-m Ω shunt resistor. $\gtrsim 6$ shows the collected data.

R _{shunt} (mΩ)	LOAD CURRENT (mA)	VSHUNT _{REAL} (mV)	VSHUNT _{INA226} (mV)	% ERROR
100	-50	-4.95	-4.93	0.404
100	-100	-10.53	-10.56	0.285
100	-150	-15.69	-15.73	0.255
100	-200	-20.84	-20.89	0.240
100	-250	-26.01	-26.07	0.231
100	-300	-31.17	-31.23	0.192
100	-350	-36.33	-36.4	0.193
100	-400	-41.5	-41.55	0.120
100	-450	-46.66	-46.73	0.150
100	-500	-51.83	-51.89	0.116
100	-550	-57.01	-57.05	0.070
100	-600	-62.17	-62.24	0.113
100	-650	-67.33	-67.42	0.134
100	-700	-72.51	-72.61	0.138
100	-750	-77.78	-77.86	0.103

表 6. Data Collected With R_{shunt} = 100 mΩ and I_{load} = –50 mA to –750 mA



Hardware, Software, and Test Results









图 20. Measured DC Transfer Function (V_{shunt} vs I_{IN}) With R_{shunt} = 100 m Ω and I_{load} = -50 mA to -750 mA



3.3 Maximum Shunt Voltage Error Analysis

nalysis

Hardware, Software, and Test Results

To set the design goals, the main influences of maximum shunt voltage errors are identified as follows:

- Input offset voltage (V_{os}) of the INA226
- Shunt voltage gain error
- Common-mode rejection (CMR) of the INA226
- Power supply rejection (PSR) of the INA226
- Input offset current (I_{os})
- Shunt resistor tolerance

3.3.1 Errors at Small Values of Load Current

When the load current is small, there is a corresponding small input voltage to the INA226. Thus, errors will be dominated primarily by the input-offset-related errors. Determining the errors associated with each parameter is straightforward and the following subsections address this process.

3.3.2 Initial Offset Voltage Error

Take the maximum error due to input offset voltage directly from the INA226 device specification. The maximum input offset voltage is given as 10 μ V at 25°C. This error is calculated with respect to the ideal voltage across the shunt (V_{shunt}). The ideal shunt voltage is the product of the load current and ideal shunt resistor value. The system nominal current is 50 mA and the ideal shunt resistor value is 100 m Ω (see Δ \pm 12).

$$e_{V_{os}} = \frac{V_{os(max)}}{V_{shunt}} \times 100 = \frac{V_{os(max)}}{I_{load} \times R_{shunt}} \times 100 = \frac{10 \ \mu V}{50 \ mA \times 100 \ m\Omega} \times 100 = 0.20\%$$
(12)

3.3.3 Initial CMR Error

Calculate the maximum input offset error due to the common-mode rejection of the INA226 by determining the actual common-mode voltage as applied to the INA226 with a reference to the ground pin of the INA226. The INA226 device specification gives the common-mode rejection ratio minimum as 126 dB (0.501 μ V/V). The offset voltage in the data sheet is specified with a common-mode voltage that is 12 V higher than what is known as GND_INA, -48 V. This means that the datasheet specification of 12-V bus voltage is the same as -36 V in this application, V_{cm-pds} = -36 V. The resulting common-mode error is determined as calculated in <icolution 13:

$$e_{CMRR} = \frac{\left(V_{cm-pds} - V_{cm-sys}\right) \times CMRR_{INA226}}{V_{shunt}} \times 100 = \frac{\left(-36 \text{ V} - (-48 \text{ V})\right) \times 0.501 \frac{\mu \text{V}}{\text{V}}}{50 \text{ mA} \times 100 \text{ m}\Omega} \times 100 = 0.120\%$$
(13)

3.3.4 Initial PSR Error

Error due to power supply rejection ratio (PSRR) can be calculated in a manner similar to common-mode rejection ratio (CMRR). The INA226 device specification gives the specified power supply voltage for the input offset voltage specification as 3.3 V. Any deviation from 3.3 V applied between the INA226 V+ pin and ground pin results in an additional error. The INA226 device specification gives the PSRR minimum as 2.5 μ V/V. Δ 式 14 calculates the PSR error:

$$e_{PSRR} = \frac{\left(\left| V_{s-pds} - V_{s-sys} \right| \right) \times PSRR_{INA226}}{V_{shunt}} \times 100 = \frac{\left(\left| 3.3 \text{ V} - \left(-4.7 \text{ V} \right) \right| \right) \times 2.5 \frac{\mu V}{V}}{50 \text{ mA} \times 100 \text{ m}\Omega} \times 100 = 0.07\%$$
(14)



Hardware, Software, and Test Results

3.3.5 Input Bias Current Error

The input bias current is given as 10 μ A at 25°C. This error is calculated with respect to the ideal voltage across the shunt (V_{shunt}). The ideal shunt voltage is the product of the load current and ideal shunt resistor value. The system nominal current is 50 mA and the ideal shunt resistor value is 100 m Ω .

$$\mathbf{e}_{\mathbf{I}_{B}} = \frac{\mathbf{I}_{B} \times \mathbf{R}_{shunt}}{\mathbf{V}_{shunt}} \times 100 = \frac{10 \ \mu A \times 100 \ m\Omega}{50 \ mA \times 100 \ m\Omega} \times 100 = \frac{1 \ \mu V}{5 \ mV} \times 100 = 0.02\%$$
(15)

3.3.6 Shunt Voltage Gain Error

The INA226 device specification gives the shunt voltage gain error as 0.1%.

3.3.7 Total Error at Small Currents

公式 16 calculates the worst-case total error at small load currents.

$$\mathbf{e}_{\text{total-worst-case}}(\%) = \sum_{1}^{n} \mathbf{e}_{n} = 0.20 + 0.120 + 0.07 + 0.02 + 0.1 = 0.510\%$$
(16)

3.3.8 Errors at Large Values of Load Current

At large load currents, the input voltage that develops across the shunt resistor will be at its maximum. This condition minimizes the percentage contribution of the errors from the previously-described initial error sources. The dominant errors sources for large inputs are:

- Shunt voltage gain error from the INA226
- Shunt resistor accuracy

3.3.9 INA226 Shunt Voltage Gain Error

The INA226 device specification gives the shunt voltage gain error as 0.1%.

3.3.10 Shunt Resistor Error

The assumption in this design is that the shunt resistor tolerance (accuracy) is 1.0%; however, disregard this value because the differential voltage that is reported in the previous results has been measured at the inputs of the INA226 with a precision voltmeter. Measuring at the inputs of the INA226 eliminates the shunt resistor error contribution in these results.

3.3.11 CMR, PSR, and V_{os} Errors

The total error at a large load current also include the errors due to CMR, PSR, V_{os}, and input bias current with respect to the maximum load current (750 mA). 公式 17, 公式 18, and 公式 19 calculate the errors as follows:

$$e_{CMRR} = \frac{\left(V_{cm-pds} - V_{cm-sys}\right) \times CMRR_{INA226}}{V_{shunt}} \times 100 = \frac{\left(-36 \ V - (-48 \ V)\right) \times 0.501 \frac{\mu V}{V}}{750 \ mA \times 100 \ m\Omega} \times 100 = 0.0080\%$$
(17)

$$e_{PSRR} = \frac{\left(V_{s-pds} - V_{s-sys}\right) \times PSRR_{INA226}}{V_{shunt}} \times 100 = \frac{\left(3.3 \ V - 4.7 \ V\right) \times 2.5 \frac{\mu V}{V}}{750 \ \text{mA} \times 100 \ \text{m}\Omega} \times 100 = 0.0047\%$$
(18)

$$e_{l_{B}} = \frac{l_{B} \times R_{shunt}}{M} \times 100 = \frac{10 \ \mu A \times 100 \ m\Omega}{M} \times 100 = \frac{10 \ \mu A \times 100 \ m\Omega}{M} \times 100 = \frac{10 \ \mu V}{M} \times 100 = 0.0013\%$$
(18)



3.3.12 Total Error at High Currents

公式 20 calculates the worst-case total error at high load currents.

$$\mathbf{e}_{\text{total-worst-case}}\left(\%\right) = \sum_{1}^{n} \mathbf{e}_{n} = 0.1 + 0.0080 + 0.0047 + 0.0013 = 0.1140\%$$
(20)

3.4 Measured Results Summary

表 7 summarizes the measured performance results.

RELATIVE ERROR	GOAL	MEASURED
$I_{load} = 50 \text{ mA}$	0.510%	0.403%
$I_{load} = -50 \text{ mA}$	0.510%	0.404%
I _{load} = 750 mA	0.114%	0.013%
$I_{load} = -750 \text{ mA}$	0.114%	0.103%

表 7. Measured Performance Results

3.5 V_{bus} Range

The targeted bus voltage for this reference design was -48 V. The results shown in $\frac{1}{8}$ 5 and $\frac{1}{8}$ 6 prove that, while using this TIDA-00313 board, the INA226 device is able to collect data at the -48-V rail. The V_{bus} range was verified by sweeping the bus voltage from 0 V to -50 V. Results showed that the INA226 is not able to collect data with V_{bus} values from 0 V to -7 V. At this voltage range, the potential generated by the voltage drop across the Zener diode is not enough to power the device. Using this TIDA-00313 board the INA226 device is able to measure bus voltage and shunt voltage when the V_{bus} is -8 V to -50 V, which $\boxed{8}$ 21 shows.



图 21. V_{bus} Range Accepted by TIDA-00313 Board

TEXAS INSTRUMENTS

www.ti.com.cn

Design Files

4 Design Files

4.1 Schematics

To download the schematics, see the design files at TIDA-00313.

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-00313.

4.3 PCB Layout Prints

The two-layer printed circuit board (PCB) used in this design measures 3.54 in × 2.33 in. The PCB layout adheres to the following guidelines:

1. The input signal has a simple and clean path to the INA226, V_{in+}, and V_{in−} pins (see <u>8</u> 22). The terminal block J1 for the input current and power supply share a common ground (GND_ISO) connection at the left side of the board. This shared connection shortens the path of the load current on the PCB.



图 22. INA226 Path for Input Pins

2. The power supply bypass capacitors are placed close to the supply pins of the device (see <a>[8] 23).





 The terminal block J7 has all the connections required for the SM-USB-DIG device and is located in close proximity to the ISO1541 SDA, SCL, V_s, and GND low-voltage side pins. Some users may desire to use an alternate I²C interface communication and supply voltage. For this purpose, another block terminal, J2, has been placed near the ISO1541 low-voltage side pins.

24 -48V隔离式电信电流、电压和功率检测参考设计



4. The board should have two ground sides: one ground side for the high-voltage connections (–48 V) and the other side for the USB DIG low-voltage connections. The board has been divided in two sections and marked with silkscreen boundaries (see 图 24).



图 24. PCB Layout

To download the layer plots, see the design files at TIDA-00313.

4.4 Altium Project

To download the Altium project files, see the design files at TIDA-00313.

4.5 Gerber Files

To download the Gerber files, see the design files at TIDA-00313.

4.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-00313.



Related Documentation

5 Related Documentation

- 1. EETimes.com, Semig, Peter; Wells, Collin; *A Current Sensing Tutorial* Parts 1-4, Design How-To (http://www.eetimes.com/design/industrial-control)
- 2. Texas Instruments, INA226 High-Side or Low-Side Measurement, Bi-Directional Current and Power Monitor with PC Compatible Interface, INA226 Data Sheet (SBOS547)
- 3. Texas Instruments, *SM-USB-DIG-Platform*, User's Guide (SBOU098)
- 4. Texas Instruments, *INA226EVM Evaluation Board and Software Tutorial*, INA226EVM User's Guide (SBOU113)
- 5. Texas Instruments, ISO154x Low-Power Bidirectional PC Isolators, ISO154x Data Sheet (SLLSEB6)
- 6. Texas Instruments, Power: Telecom DC/DC Module: Analog, TI Applications Page
- 7. Texas Instruments, *Getting Started with Current Sense Amplifiers*, TI Current Sense Amplifier Video Training Series

5.1 商标

TINA-TI is a trademark of Texas Instruments.

6 About the Author

MAYRIM VERDEJO is an applications engineer at Texas Instruments where she supports current shunt monitors and temperature sensors. Mayrim graduated from the University of Puerto Rico, Mayagüez where she earned a Bachelor of Science in Electrical Engineering with emphasis on Digital Signal Processing.

7 Acknowledgments

The author wishes to acknowledge Scott Hills and Ed Mullins for their ideas, support, and assistance with this reference design.

TEXAS INSTRUMENTS

修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Original (September 2014) to A Revision

Page

•	将标题从-48V 隔离式电信电流/电压/功率检测更新为-48V 隔离式电信电流、电压和功率检测	. 1
•	更新了首页方框图(无技术更改)	. 1
•	将首页上的 TI Designs – 精密部分替换为 说明 部分	. 1
•	已添加 特性	. 1
•	已添加	. 1
•	Reorganized content into updated document flow	. 2
•	已添加 Key System Specifications table	. 2
•	Updated 🛽 2	. 3
•	Updated 🛽 3	. 4
•	Updated 🛽 10	10
•	Updated 🛽 11	10
•	Updated 🛽 12	11
•	Updated 🛽 13	12
•	己更改 title of Input Offset Current Error section to Input Bias Current Error	22
•	已添加 Item 3 to <i>Related Documentation</i>	26
•	已添加 Item 7 to <i>Related Documentation</i>	26

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI 资源"),旨在 帮助设计人员开发整合了 TI 产品的 应用; 如果您(个人,或如果是代表贵公司,则为贵公司)以任何方式下载、访问或使用了任何特定的 TI 资源,即表示贵方同意仅为该等目标,按照本通知的条款进行使用。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。 TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意,在设计应用时应自行实施独立的分析、评价和 判断, 且应全权负责并确保 应用的安全性, 以及您的 应用 (包括应用中使用 的所有 TI 产品))应符合所有适用的法律法规及其他相关要求。你就您的 应用声明,您具备制订和实施下列保障措施所需的一切必要专业知 识,能够 (1) 预见故障的危险后果,(2) 监视故障及其后果,以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意,在使用或分发包 含 TI 产品的任何 应用前, 您将彻底测试该等 应用 和该等应用所用 TI 产品的 功能。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进 行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他 法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任 何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信 息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许 可。

TI 资源系"按原样"提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、 无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为您辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。 对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (http://www.ti.com/sc/docs/stdterms.htm)、评估模块和样品 (http://www.ti.com/sc/docs/sampterms.htm) 的标准条款。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司